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Abstract
Analysis of Single Amplifier Biquad Based Delta-Sigma
Modulators
Sudeep Mishra, M.S.E.
The University of Texas at Austin, 2019
Supervisor: Nan Sun
Continuous-time delta-sigma modulators (CT DSMs) are becoming a
popular choice for high speed and high resolution applications. One of the
challenges in their design is the loop filter power consumption, which increases
with the modulator order. To alleviate this problem, single amplifier biquads
(SABs) have been used. This report presents an analysis of finite gain, UGB
effect and thermal noise of the biquads. Furthermore, an extension to the T
network biquad is proposed for implementing a fourth order transfer function
and is compared against the conventional architecture. The proposed topology
requires only two OTAs to realize the transfer function. However, further
analysis shows that the system becomes more sensitive to the finite UGB of
the OTA.
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Chapter 1
Analog to Digital Converters
1.1 Introduction
Digital processors have seen a huge growth in their production as well
as their market. They benefit from a low power implementation and scalable
technologies. Digital signals are easier to process and store because they have
defined levels. They are also less prone to noise as compared to analog signals
[3]. Due to these advantages, the analog signals are converted to digital by
means of an analog to digital converter (ADC) for processing. However, use of
an ADC presents a bottleneck to the whole system performance, which might
get limited by the ADC speed, power, etc. Therefore, choosing the right ADC
for an application becomes very important.
1.2 ADC Architectures
Fig. 1.1 shows the different ADC types categorized by their bandwidth
and resolution. Their description is as follows:
• Flash ADCs are used in very high speed applications which do not require
high resolution. For n-bits, these require 2n comparators which can result
in significant power consumption and area with increasing resolution.
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Figure 1.1: Bandwidth vs SNDR data for different ADC architectures [2]
Moreover, the requirement of high resolution places stringent constraints
on the comparator sizes and causes their area to increase.
• Pipelined ADCs are used in applications that require high resolution and
medium to high speeds. The ADC operation is divided between several
stages with an inter-stage gain to relax the design of subsequent stages.
Each stage output is then combined to get the required resolution. The
drawback in their design is the latency, which increases with the number
of stages.
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• Successive Approximation ADCs, or SAR, use only a single comparator
with binary search operation for analog to digital conversion. Since they
require mostly digital components with just one comparator and a DAC,
they can provide a power efficient implementation. They are well suited
for medium resolution, low speed and very low power applications. One
of the limiting factors in their design is the matching requirement in the
DAC.
• Delta-sigma modulators provide the highest resolution using the over-
sampling technique. However, this resolution is achieved at the ex-
pense of speed. They can be further categorized into discrete-time and
continuous-time ADCs. More discussion on these ADCs has been pro-
vided in the later chapters of this thesis.
1.3 Static Performance Parameters
The static metrics used to measure an ADC performance are shown in
Fig. 1.2 and are given below-
• Offset: It is a measure of shift in the start point of the ADC output vs
input voltage characteristics, compared against its ideal value. Offset is
not an issue in most designs as it can be easily calibrated digitally after
fabrication.
• Gain Error: It is measured after the offset has been calibrated out and
can be quantified as the shift in the end point of the ADC output vs
3
(a) Offset (b) Gain error
(c) Integral Non-Linearity (INL)
Figure 1.2: Static performance parameters [2]
input voltage characteristics. Similar to offset, gain error can also be
easily calibrated digitally.
• Differential Non-Linearity (DNL): Ideally, all ADC codes should
have uniform width. But mismatch in the ADC can cause the width
to vary across different codes. DNL is the measure of this code width
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deviation from its average value. It is given by the following formula-
DNL[k] =
W [k]−Wavg
Wavg
where
W [k] = T [k + 1]− T [k]
Wavg =
∑N
k=1W [k]
N
T [k] is the input for which the ADC output makes transition to the kth
code. DNL of -1 for an ADC implies that it has a missing code.
• Integral Non-Linearity (INL): It is the measure of deviation of ADC
characteristics from its ideal value. It can be calculated using the fol-
lowing formula-
INL[k] =
T [k]− T0[k]
Wavg
INL[k] =
k−1∑
i=1
DNL[i]
Both INL and DNL are measured after correcting for gain and offset
errors.
1.4 Dynamic Performance Parameters
The dynamic metrics used to measure an ADC performance are given
below-
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• Signal-to-Noise Ratio (SNR): It is defined as the ratio of signal power
to total noise power, which excludes DC, input bin and the all harmonics
between 2nd and 7th.
• Signal-to-Noise+Distortion Ratio (SNDR): SNDR is calculated
as the ratio of signal power to total noise and distortion power, which
excludes only the DC bin and the input bin. It is also used to compute
the effective number of bits (ENOB), which is given as-
ENOB =
SNDR(dB)− 1.76
6.02
• Spurious Free Dynamic Range (SFDR): It is the ratio of the signal
power to power of the largest spur, which need not be an input harmonic.
• Dynamic Range (DR): It is defined as the ratio of the maximum
signal power to the minimum detectable signal power, which is the input
power that results in 0 dB SNR.
6
Chapter 2
Continuous-Time Delta-Sigma Modulators
2.1 Introduction
Applications such as wireless communication require high resolution
and high bandwidth analog to digital converters (ADC) [4][5]. Delta-sigma
modulators (DSM) are a great fit for these applications as they provide very
good resolution compared to other ADC architectures. Discrete-time (DT)
DSM have a high dynamic range but are limited in speed and have a high
power consumption. Continuous-time (CT) DSM are a better fit as they can
satisfy the high bandwidth requirement while consuming less power than their
DT counterpart. Their bandwidth has already been pushed to the range of
several megahertz [6].
CT DSM use oversampling technique that allows for a high resolution.
They posses inherent anti-alias filtering, and can therefore, relax design re-
quirement of the AAF (anti-alias filter). Unlike DT modulators, sampling
operation is performed before the quantizer and not at the modulator input.
Furthermore, CT DSM requires a compensation path for the excess loop delay
(ELD) in the system. The main building blocks in CT-DSM along with the
ELD block are shown in Fig. 2.1 and are discussed below.
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Figure 2.1: Delta-Sigma modulator block diagram
2.2 Loop Filter
In a CT system, loop filter generally consists of either active R-C or
Gm-C integrators. R-C integrators have good linearity performance, attained
at the expense of a power hungry OTA. Gm-C integrators, on the other hand,
can be more power efficient but are limited by their input range [7].
Typically, loop filter takes up a significant amount of power budget and
is therefore, important to optimize in order to achieve a low power implemen-
tation. Furthermore, the first OTA and the summing amplifier are bottlenecks
when it comes to loop filter power. The first OTA power is governed by its
noise and linearity requirements, while the last OTA power is usually deter-
mined by its output settling requirement due to the DAC pulses.
Use of single amplifier biquad allows to implement a second order trans-
fer function with only one OTA. These have been discussed in detail in the
later sections. Another technique to reduce power was presented in [5], which
targeted the power hungry summing operation. The technique was shown to
8
be effective for high speed applications.
2.3 Quantizer
This block converts the sampled filter output to a digital code, which
then goes to a decimation filter for filtering and down-conversion. Additionally,
it can be used to provide an extra order of shaping. For example, this concept
has been demonstrated by implementation of noise shaping quantizers like
VCO based quantizers in [8] and noise-coupling technique in [9]. Adopting
these methods can relax the loop filter design and allow for a more power
efficient implementation. However, as mentioned in [4], they place some other
constraints on the modulator in terms of speed and linearity.
2.4 Digital to Analog Converter (DAC)
CT operation requires the digital output code to be converted to analog
by means of a DAC while closing the feedback loop. Mismatches in this block
are a dominant source of modulator non-linearity and hence, DAC needs a
careful design and layout. Additionally, for high linearity applications dynamic
element matching (DEM) is performed which shapes the mismatch errors.
DAC is also a critical element when it comes to clock jitter sensitivity.
As mentioned in [10], return-to-zero (RZ) DACs are more sensitive to jitter
than non return-to-zero (NRZ) DACs. Switched capacitor DACs are the least
sensitive to jitter but they compromise anti-alias filtering of the modulator [11].
9
This issue was addressed in [12] with their proposed dual switched capacitor
RZ DAC.
2.5 Excess Loop Delay (ELD)
All quantizers require a finite amount of time for proper settling of
their outputs. Also, the DEM block consumes extra time if it is used for
enhancing DAC linearity. To account for these, the DAC clock is delayed by a
fixed amount which introduces ELD in the loop and hence causes instability.
To compensate for this delay, a direct path from DAC to quantizer input is
required. Higher the delay, higher is the gain of this direct feed-forward path.
It is very crucial for modulator stability and dominates the UGB requirement
of the summing amplifier.
2.6 Zero Optimization
In scenarios where OSR is small, zero optimization becomes an impor-
tant technique to improve SQNR of the modulator. For the same, NTF zeros
need to be moved from DC such that they become imaginary, which creates
a notch in the transfer function. Since NTF zeros are the same as loop filter
poles, zero optimization can be achieved by placing two integrators in a nega-
tive feedback, resulting in a resonator. This shifts the loop filter poles from DC
to the imaginary axis, thereby, realizing NTF zeros at the required location.
Fig. 2.2 shows the NTF and its pole-zero map for a fourth order modulator
having one pair of optimized zeros. Also, Table 2.1 shows the optimized zero
10
location and SQNR as a function of the filter order. It can be seen that higher
order filters benefit more from zero optimization.
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Figure 2.2: Zero optimized NTF for a fourth order modulator- pole-zero map
and magnitude plot
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Order Optimized Zeros Relative to Bandwidth SQNR Improvement (dB)
1 0 0
2 ± 1√
3
3.5
3 0,±
√
3
5
8
4 ±
√
3
7
±
√(
3
7
)2 − 3
35
13
Table 2.1: Optimized zero locations [1]
2.7 DT to CT Conversion
The method used to design the loop filter has been explained in this
section. Once the filter order, OSR and out-of-band gain was decided, NTF
for a DT-DSM was obtained using Schreier’s toolbox [13] on MATLAB. This
was further used to obtain the DT loop filter transfer function as-
H(z) =
1
NTF(z)
− 1
To account for DAC in the path, CT filter had to be designed such that its
response to a delayed pulse (assuming NRZ DAC and ELD), sampled every
clock cycle, should be the same as the impulse response of the DT filter [10].
For example, if for a second order system coefficient of 1/s and 1/s2 path is
k1 and k2 respectively, while k0 is the ELD path gain, then-
l0[1] l1[1] l2[1]
l0[2] l1[2] l2[2]
...
l0[n] l1[n] l2[n]

k0k1
k2
 =

h1[1]
h1[2]
...
h1[n]

where l0[n] is the sampled pulse (delayed) response of ELD path, l1[n] is the
response of 1/s path, l2[n] is the response of 1/s
2 path and h[t] is the impulse
12
response of DT loop filter. This equation can be used to compute k0, k1 and
k2.
13
Chapter 3
Single Amplifier Biquad (SAB) Filters
In a CT-DSM, power consumption in the loop filter is an important
concern for designers. To improve upon this aspect, single amplifier biquad
(SAB) filters have been employed [4][6][14]. Fig. 3.1 shows two of the com-
monly used SAB structures, the T network and the self-coupled (SC) biquad.
The self-coupled biquad uses positive feedback to achieve the extra order and
requires C2,SC to be equal to C1,SC , whereas, T network SAB has no such
matching requirement. The transfer function for T network and SC biquad is-
Ht(s) =
1 + sR2,t(C1,t + C2,t)
s2R1,tR2,tC1,tC2,t
(3.1)
Hsc(s) =
1 + sR2,scC2,sc
s2R1,scR2,scC1,scC2,sc
(3.2)
To implement the same transfer function, R2,sc = 4R2,t and Csc = Ct/2
must hold, where C1,sc = C2,sc = Csc and C1,t = C2,t = Ct. It can be seen
that the capacitance needed in SC biquad is half compared to the capacitance
needed in T network biquad. Therefore, SC biquad is more efficient in terms
of area.
The impact of finite gain and UGB as well as noise analysis has been
carried out in the following sections. For the same, comparison of the two
14
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Figure 3.1: Second order filter implementations
topologies has been made with the conventional method of implementing a loop
filter as shown in Fig. 3.1. The three modulators under test are second order
with an OSR of 32 and a 4-bit quantizer. The ELD path has been implemented
with a separate adder which is considered to be ideal. The analysis is similar
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to the one carried out in [4] and [15]. The desired CT loop filter transfer
function (normalized to sampling frequency) for half cycle ELD is-
H(s) =
1.66
s
+
0.75
s2
=
1.66s + .75
s2
(3.3)
3.1 Finite Gain Impact
Assuming finite gain and infinite bandwidth, the OTA transfer function
A(s) is equal to ADC . Employing this OTA model, Fig. 3.2 shows the loop
filter pole-zero map and NTF for the conventional architecture. Its loop filter
transfer function is as follows-
Hc(s) =
1 + sR3,cC2,c
s2R1,cR2,cC1,cC2,c
E1,c(s)E2,c(s) (3.4)
where,
E1,c(s) =
sADCR1,cC1,c
1 + s(1 + ADC)R1,cC1,c
(3.5)
E2,c(s) =
sADCR2,cC2,c
1 + s[(1 + ADC)R2,cC2,c + R3,cC2,c]
(3.6)
In Equation 3.4, the two DC poles are cancelled by DC zeros (Equa-
tions 3.5 and 3.6). Effectively, finite gain of the OTA pushes filter poles from
DC to the left half plane with the zero location unaffected. This shifting of
poles saturates the NTF at low frequencies and results in an increased in-band
quantization noise, thus, degrading the SQNR.
For a T network biquad, the transfer function is as follows-
Ht(s) =
ADC(1 + sR2,t(C1,t + C2,t))
1 + s(R1,tC1,t + R2,t(C1,t + C2,t)) + s2(1 + ADC)R1,tR2,tC1,tC2,t
(3.7)
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(a)
(b)
Figure 3.2: Conventional modulator- Loop filter pole-zero map and NTF with
finite OTA gain
Its loop filter pole-zero map and NTF are shown in Fig. 3.3. In this
case, the filter poles are not only shifted to the left half plane but also are
17
(a)
(b)
Figure 3.3: T network SAB- Loop filter pole-zero map and NTF with finite
OTA gain
becoming a complex number. An interesting consequence of this is the ap-
pearance of peaking behavior in the loop filter transfer function. This loop
filter peaking gets manifested in the NTF as a notch, similar to the case of a
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modulator with optimized zeros. As a result, the SQNR first increases as the
OTA gain reduces before it starts to fall for very low values for gain.
In case of an SC biquad, the transfer function can be written as-
Hsc(s) =
ADC(1 + sR2,scCsc)
1 + s(2R1,scCsc + R2,scCsc) + s2(1 + ADC)R1,scR2,scC2sc
(3.8)
Since R2,sc = 4R2,t and Csc = Ct/2, the above equation is exactly the
same as Equation 3.7. This implies that finite OTA gain effect is the same for
both the biquad structures.
The SQNR plot against finite OTA gain for biquads and conventional
architecture is given in Fig. 3.4. For high values of gain, biquads and con-
ventional architecture result in similar values of SQNR. As the gain reduces,
biquad SQNR starts to increase, as explained earlier, and displays a peak
before rolling off. For this particular case, conventional architecture shows
better SQNR than biquads at low values of gain. But a reasonable choice of
OTA gain would be around 50dB, and at this operating point, both modulator
architectures show similar performance.
3.2 Finite UGB Impact
For this analysis, OTA DC gain has been assumed to be infinite. Under
this condition, its transfer function can be written as-
A(s) =
A0
1 + s/ω0
≈ A0ω0
s
(3.9)
19
60
65
70
75
80
85
90
20 30 40 50 60 70 80
SQ
NR
 (d
B)
DC Gain (dB)
SAB
Conventional
Figure 3.4: SQNR comparison with finite OTA gain
Using this model with the conventional loop filter, the transfer function
can be expressed as-
Hc(s) =
1 + sR3,cC2,c
s2R1,cR2,cC1,cC2,c
E1,c(s)E2,c(s) (3.10)
where,
E1,c(s) =
A0ω0R1,cC1,c
1 + A0ω0R1,c1,c + sR1,cC1,c
(3.11)
E2,c(s) =
A0ω0R2,cC2,c
1 + A0ω0R2,cC2,c + s(R2,c + R3,c)C2,c
(3.12)
Fig. 3.5 shows the loop filter pole-zero map and the resulting NTF.
Finite UGB does not change the location of filter poles. It only adds extra
high frequency poles (not shown in the figure). As the above equation suggests,
the overall effect of finite UGB is gain error and extra poles [16]. Consequently,
20
the NTF at low frequencies is not affected much, while at high frequencies, it
starts to peak as the OTA UGB is reduced.
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Figure 3.5: Conventional modulator- Loop filter pole-zero map and NTF with
finite OTA UGB
For the T network SAB filter, the transfer function with OTA finite
21
UGB model is-
Ht(s) =
1 + sR2,t(C1,t + C2,t)
Et(s)
(3.13)
where
Et(s) =
s
A0ω0
[1 + s{R1,tC1,t + R2,t(C1,t + C2,t) + A0ω0R1,tR2,tC1,tC2,t}
+ s2R1,tR2,tC1,tC2,t]
The pole-zero map and the resulting NTF for this case are shown in
Fig. 3.6. As a consequence of finite UGB, one of the filter poles is moved to the
left half plane. This results in an increase in the low frequency quantization
noise since it experiences only first order shaping, as is evident from the NTF.
With an increase in OTA UGB, the left half plane pole moves towards the
origin as the transfer function becomes closer to the ideal.
For the SC SAB filer, the transfer function with OTA finite UGB is-
Hsc(s) =
1 + sR2,scC2,sc
Esc(s)
(3.14)
where
Esc(s) =
s
A0ω0
[1+A0ω0R1,sc(C1,sc−C2,sc)+s{R1,sc(C1,sc+C2,sc)+R2,scC2,sc
+ A0ω0R1,scR2,scC1,scC2,sc}+ s2R1,scR2,scC1,scC2,sc]
In finite UGB effect as well, the above transfer function is the same as
that for a T network SAB (similar to the case of finite gain). One of the filter
22
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Figure 3.6: T network SAB- Loop filter pole-zero map and NTF with finite
OTA UGB
poles is moved to left half plane from DC. But SC SAB uses a positive feedback
path (formed with R2,sc and C2,sc) in order to achieve the required transfer
function. Therefore, it is possible to tune capacitor C2,sc to bring the left half
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plane pole closer to DC for a given UGB. If NTF deviation at low frequencies is
significantly impacting the SQNR, C2,sc can be made greater than C1,sc. This
will reduce coefficient of the first order term in the denominator of Equation
3.14, resulting in an improved shaping of low frequency quantization noise.
For this particular case of OSR=32 and second order filter, SNR com-
parison has been made at an OTA UGB of 1.5fs. The output PSD for conven-
tional loop filter and SABs are shown in Fig. 3.7. Since C2,sc was not tuned,
SAB output spectrum represents data for both T-network and SC biquads.
With some tuning on ELD path gain, the conventional and SAB modulators
achieved similar SNR performance of around 78dB for the same amount of
thermal noise added to the modulator input.
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Figure 3.7: SNR comparison with finite OTA UGB (1.5fs)
24
R1,t
C1,t C2,t
R2,t
Vn,t
vout
2
(a) T network SAB
R1,sc
-1
R2,sc C2,sc
C1,sc
Vn,sc
vout
2
(b) Self Coupled (SC) SAB
Figure 3.8: SAB thermal noise
3.3 Thermal Noise
When the SABs are being used at the front end, their thermal noise
becomes an important consideration as it determines the final SNR of the
system. In a conventional loop filter, main contributors to noise are the input
resistors (R1), the DAC and the first OTA. Noise from resistors R2 and second
OTA, when input-referred, is first order shaped and has minimal impact. For
the SAB, Fig. 3.8 shows the noise source due to R2. The input referred transfer
function for the noise V 2n,t of T network SAB is-
V 2n,in(s) = V
2
n,t ×
∣∣∣∣ sR1,tC1,t1 + sR2,t(C1,t + C2,t)
∣∣∣∣2
Similarly, the input referred transfer function for the noise V 2n,sc of SC
SAB (assuming C1,sc = C2,sc) is-
V 2n,in(s) = V
2
n,sc ×
∣∣∣∣ sR1,scC1,sc1 + sR2,scC2,sc
∣∣∣∣2
For both the SABs, R2 noise is first order shaped and its contribution
to total noise is thus minimized. Fig. 3.9 shows the SNR plots for the two
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SAB filter based modulators. They compare the SNR with and without the
R2 noise, while the R1 noise is added always. After the R2 noise is added, it
can be observed that the SNR is not affected much.
(a) T network SAB
(b) Self Coupled (SC) SAB
Figure 3.9: SAB based modulator SNR with thermal noise
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Chapter 4
Fourth Order Filter Implementation Using
Extended T Network
By extending the T network filter, possibility of implementing a higher
order transfer function was explored. The aim was to further reduce power
consumption in the loop filter by cutting down on the number of active com-
ponents. However, it was observed that a simple extension of T network is
not sufficient to realize all possible transfer functions. In [17], filter input
was fed-forward to the intermediate nodes of its extended T network for im-
plementation of a third order system. In our case, a fourth order filter was
designed using the topology shown in Fig. 4.1b, where the intermediate nodes
are fed-forward and added using a summing amplifier. Fig. 4.1a shows the
conventional implementation of the same filter.
4.1 Design Complexity
For the purpose of analysis, the fourth order filter was designed for an
OSR of 15 with one pair of optimized zeros and a 4-bit quantizer. The ELD
compensation path was assumed to be ideal. The normalized transfer function
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(b) Proposed topology: Extended T network based filter
Figure 4.1: 4th order filter implementations
for the filter (with half cycle ELD) is-
H(s) =
0.135 + 0.619s + 1.337s2 + 1.929s3
s2(s2 + 0.031)
(4.1)
From Fig. 4.1b, the first OTA is used to generate outputs which are a
function of 1/s, 1/s2 and 1/s3. The second OTA implements another integrator
and also performs weighted summation of the first OTA outputs in order to
realize the required transfer function. For zero optimization, the technique
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presented in [6] was used. The positive feedback path with resistor R6 is used
to cancel the leakage terms in the transfer function. For this purpose, the
filter has a matching requirement given by R6(C2 + C3) = R5C2 (resonant
condition). If this condition is satisfied, the transfer function to different
intermediate nodes and output of the filter is-
vx,3
vin
=
R5
R′2
1 + s[R′2(C1 + C2) + R
′
3(C2 + C3)] + s
2R′2R
′
3[C1C2 + C1C3 + C2C3]
sR1C1(1 + s2R′3R5C2C3)
(4.2)
vx,2
vin
=
N(s)
s2R1R′2C1C2(1 + s2R
′
3R5C2C3)
(4.3)
vx,1
vin
=
1
sR1C1
(4.4)
vout =
(
vx,3 + vx,2k2
R4
Rf2
+ vx,1k1
R4
Rf1
)
1 + sR7C4
sR4C4
(4.5)
where
R′2 = R2||R5||Rf1
R′3 = R3||R6||Rf2
k1, k2 ∈ {−1,+1}
N(s) = −sR′3(C2 + C3)− s2[R′2R′3(C1C2 + C1C3 + C2C3)−R′3R5C2C3]
+ s3R′2R
′
3R5(C1 + C2)C2C3
Unlike the conventional topology, in the case of extended T network
filter the design process has more complexity. This is because the intermediate
nodes cannot be segregated into 1/s, 1/s2 and 1/s3 terms. Moreover, the
resistors Rf1, R5 and Rf2, R6 load the nodes vx,1 and vx,2 respectively. This
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increases constraints in the design process as these resistors have to be greater
than the effective resistance required at the nodes.
4.2 Power
Power consumption in the OTAs is related to their UGB requirement.
Therefore, analysis of finite UGB impact becomes important for estimating
power. In order to do the same, comparison has been made to the UGB
requirement in the OTAs of the conventional architecture (Fig. 4.1a). First,
UGB for OTAs in the conventional architecture were reduced such that SQNR
stays above 90dB. The same process was repeated for extended T network
based filter. The two topologies could then be compared on the basis of UGB
they required to achieve the same SQNR.
For the conventional architecture, the first and last OTA UGB were
reduced to 2fs, and the second and third OTA UGB to fs. Since finite UGB
effect is similar to adding an extra delay, it can be compensated to some
extent by coefficient tuning. Once the filter was designed assuming infinite
UGB, coefficient tuning was performed to optimize the NTF. In this particular
case, it was achieved by reducing value of capacitors C1, C4 and resistor Rf1.
The ELD path gain was increased to reduce NTF peaking. Furthermore,
the location of optimized zeros had changed due to finite OTA UGB. It was
adjusted by tuning resistor R5. Finally, resistor Rf2 was tuned until the NTF
peaking was sufficiently suppressed. With these modifications, the NTF pole-
zero map and output PSD are shown in Fig. 4.2.
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Figure 4.2: Conventional Modulator- NTF pole-zero map and output PSD
with finite OTA UGB
In the case of extended T network filter, first the transfer function had
to be determined with finite OTA UGB. For simplicity, node vy,2 was assumed
to be a perfect ground while calculating transfer function from input to the
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nodes vx,1, vx,2 and vx,3. The equations are given in appendix 1.
The equations were simulated in MATLAB for behavioral modeling of
the filter. For tuning the coefficients, similar procedure was followed as for
the conventional modulator. Capacitor C1 and C4 were reduced while resistor
R7 and ELD path gain were increased. In this case as well, the location of
optimized zero had shifted with finite UGB. To compensate for it, capacitor
C2, C3 and resistor R5 were tuned. R6 was also adjusted for ensuring the
NTF notch quality. To have similar SQNR performance as the conventional
modulator, the extended T network filter required a minimum of 2.2fs as the
UGB for both the OTAs. Therefore, this topology needed higher power to be
burnt in the first and last OTA, while it saved the power needed in the second
and third OTA. The NTF pole-zero map and output PSD with finite UGB are
shown in Fig. 4.3.
4.3 Area
The proposed topology can be compared to the conventional modulator
in terms of area by evaluating the capacitor values needed to implement a
transfer function. As noise from later stages is shaped, their capacitor values
can be scaled down in the conventional modulator. This decrease in capacitor
values is accompanied by an increase in resistor values, which helps in saving
power as well.
In the extended T network filter, scaling down the capacitor values
was not feasible. Since the transfer function to the nodes vx,1, vx,2 and vx,3 is
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Figure 4.3: Extended T network Architecture- NTF pole-zero map and output
PSD with finite OTA UGB (2.2fs)
tightly coupled, it becomes difficult to individually control the resistance or
capacitor values without affecting the overall transfer function. As a result,
for realization of the transfer function given by Equation 4.1, capacitors C2
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and C3 were greater than capacitor C1. Furthermore, R
′
3 (effective resistance
at node vx,3) was less than R
′
2. Since total capacitor size is a dominant factor
which determines the chip area, the conventional modulator can be designed
to occupy a smaller chip area than the extended T network filter.
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Chapter 5
Conclusions and Future Work
In the first half of the report, two of the existing SABs were compared
against the conventional filter for finite gain, UGB impact and thermal noise.
Analysis showed that the use of SAB based filters did not burden the OTA
and hence, could achieve similar performance as the conventional filter. The
thermal noise of SAB filters was dominated only by the input resistor noise
and the noise from the other resistor was first order shaped.
In the latter half of the report, an extension of T network biquad was
proposed for implementing a fourth order filter. Upon comparing it with the
conventional implementation, it was concluded that finite UGB had a higher
impact on the proposed topology. This implied that even though the topology
eliminated usage of two OTAs, higher power was needed in the ones being
used for the implementation. Moreover, the proposed topology had a more
complex design process and required more chip area.
For future work, the proposed topology can be improved on aspects
like power consumption and area. For simplicity, ELD path was considered
to be ideal in the analysis. Once this path is included in the filter, the power
consumption in the second OTA might increase due to the settling requirement
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of this path. All of this has to be accounted for in the final power dissipation
of the filter. The design then has to be implemented at a transistor level for
validation of the results obtained through behavioral simulations.
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Appendix 1
Extended T Network Filter with Finite UGB
For Fig. 4.1b, the transfer function has been derived below with finite
OTA UGB and a front end R-DAC. It assumes for simplicity that the node
vy,2 is a perfect ground when calculating the transfer function to nodes vx,1,
vx,2 and vx,3.
vx,3 = vin
1 + s[R′2(C1 + C2) + R
′
3(C2 + C3)] + s
2R′2R
′
3[C1C2 + C1C3 + C2C3]
2D(s)
(1.1)
vx,1 = vin
1
sR1C1
− vx,3
A(s)
1 + sR′1C1
sR′1C1
(1.2)
vx,2 = vx,1
1 + sR′2(C1 + C2)
sR′2C2
− vx,3 1
sR5C2
+
vx,3
A(s)
C1
C2
(1.3)
vout =
(
vx,3 + vx,2k2
R4
Rf2
+ vx,1k1
R4
Rf1
) R′4
R4
(1 + sR7C4)
s
A0ω0
(
1 + A0ω0R′4C4 + s(R
′
4 + R7)C4
)
(1.4)
where
A(s) =
A0ω0
s
R1′ = R1/2
R′2 = R2||R5||Rf1
R′3 = R3||R6||Rf2
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R′4 = R4||Rf1||Rf2
k1, k2 ∈ {−1,+1}
D(s) =
s
A0ω0
(
1 + A0ω0R
′
1C1
R′2
R5
+ s
[
R′3
{
C2 + C3 − C2R5
R6
}
A0ω0R
′
1C1
R′2
R5
+ R′1C1 + R
′
2(C1 + C2) + R
′
3(C2 + C3)
]
+ s2
[
A0ω0R
′
1R
′
2R
′
3C1C2C3
+ R′1R
′
2C1C2 + R
′
1R
′
3C1(C2 + C3) + R
′
2R
′
3(C1C2 + C1C3 + C2C3)
]
+ s3R′1R
′
2R
′
3C1C2C3
)
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